Abstract -In this research, a clock and data recovery circuit is laid out by TSMC 180nm technology. The performance variation caused by process variation is investigated by HSPICE simulation, and compared with the theoretical analysis results derived through the mathematical model of the clock and data recovery circuit. The results demonstrate that our theoretical model matches well with the real simulations. Both theoretical and simulation results also indicate that process variations in the low pass filter have significant impact on performance parameters such as damping ratio, naturalfrequency, and lock time of the clock and data recovery circuit.
I. INTRODUCTION
With wide applications in a lot of areas, clock and data recovery circuits are gaining more and more popularity among researchers [1] [2] [3] . As hinted by its name, the circuit can extract a clock signal and use this clock signal to recover the data. Specifically, it relies on a phased locked loop (PLL) to generate a clock signal that matches the frequency of the data input, and the clock signal is used to recover the data. In data communication, this is called self synchronous scheme, as opposed to source synchronous scheme and system synchronous scheme.
For high speed data transmission, self synchronous scheme is superior to the other two schemes. In system synchronous scheme, a common clock signal is used between the transmitter and the receiver. To ensure synchronous operations within the system, clock signal delay management, which is impossible when data speed is very high, is necessary. In source synchronous scheme, the source sends out clock signal with the data. This scheme eliminates the clock signal delay management, and hence significantly simplifies the timing parameters. However, the received data must be processed to synchronize with the global clock. Therefore, source synchronous scheme significantly increases the clock domains and hence introduces timing constraint and analysis complications.
As a counterpart, the scheme that clock and data recovery circuit implements, the self synchronous scheme, neither requires clock signal delay management nor results in different clock domains. Because of this, self synchronous scheme is the major trend in implementing high speed data communication systems, and clock and data recovery circuit is the fundamental component in such systems. Today, it is gaining more and more attention. Also, as the key component in transceivers, any variation of the clock and data recovery circuit performance directly imposes constraints on the upper bound of the data frequency that the system can handle. Therefore, the circuit performance management is very important for clock and data recovery circuits.
However, the clock and data recovery circuit performance management is becoming a challenge. As technology advances and transistor size gets smaller and smaller, uncertainty of circuit parameters increases. According to [4] [5] , for 50nm technology, effective channel length can vary up to 10%; gate oxide thickness can vary up to 500 and channel doping concentration can range up to 5°/. All these fluctuations introduce unexpected circuit performance variation in a large range. On the other hand, the upper bound of the data frequency that the system can recover is strictly constrained by these uncertainties and all these effects will become more and more prominent as the feature size decreases.
In this research, the clock and data recovery circuit performance variation caused by process variation is investigated. Specifically, a clock and data recovery circuit is laid out in MAGIC and simulated by HSPICE using TSMC 180nm technology. The most important circuit parameters, such as natural frequency, under process variation are analyzed and simulated. The simulation results on circuit performance variation are analyzed and compared with the predicted variation results derived from the mathematical model of a clock and data recovery circuit. We have found that, under the influence of process variation, the damping ratio, natural frequency and lock time, vary in the same trend as predicted by the mathematical model. The mean of the performance variation can be predicted by the mathematical model. However, the variation in performance by Hspice simulation is larger than the prediction from the mathematical model. Especially, for the cases of damping ratio and lock time, the variation in performance simulation is [5] [6] times larger than the theoretical prediction. For the case of natural frequency, the variation in performance simulation is 40°O0 larger than the theoretical prediction.
Further, with our assumption of the process variation in the low pass filter parameters (R and C values), based on the mathematical model, the variation of damping ratio, natural frequency and lock time caused by the variation of the R value is exactly the same as the variation caused by the variation of the C value. Fig. 1 , is designed and laid out by MAGIC and simulated in HSPICE using TSMC 180nm technology. To explain how the circuit works, the design of each component is investigated in [6] . A clock and data recovery circuit [6] .
flop. Thus, the X 2 programmer output frequency is 5000 of the programmer input frequency. In other words, the output signal has a period twice the input signal period. Fig. 2 . X2 programmer implementation. For our clock and data recovery circuit, an XOR gate shown in Fig. 1 is applied as the phase detector. The reason is that XOR gate phase detector is the most fundamental phase detector design and it is very commonly used in data communication systems [6] . The width of the XOR gate output pulse is proportional to the phase difference of its two inputs, in] and in2. As a result, the output of the XOR gate represents the phase difference of the two inputs and hence can work as a phase detector. If the phase detector is connected with a low pass filter, without any data transition present, the low pass filter output is Vdd/2. The XOR implementation for clock and data recovery circuits has good noise rejection.
In this work, the current-starved VCO design is adopted. Its schematic is shown in Fig. 3 In the system feedback path, an X N (X means multiplication) programmer (Fig. 1 ) is applied to generate signals whose period is N times the VCO output signal period. For the purpose of data recovery, the clock output, i.e., the VCO output, of the system should have rising edge in the middle of the data eye,. As a result, the VCO output frequency should be the same as the data frequency. Theoretically, the value of N must be 2 such that the data period and the X N programmer output period are the same. Hence, an X 2 programmer is applied in the feedback path. To achieve an X 2 programmer, a flip-flop and an inverter are connected as shown in Fig. 2 A RC low pass filter (Fig. 1 ) is designed to integr phase detector output. As the brain of the whole sys the low pass filter parameter values are not selected coi the lock time might be too long, or the system is not i.e., even though the system is locked, a small inpi variation may cause the system to unlock. To get tl values for R and C, analysis of the whole system complex domain is needed [6] . By TLock caused by the variations of R and C that have the most significant impact on the whole circuit.
The major reason that causes the variation of R and C values is the process variations which are introduced by the fabrication process uncertainty, including intra-wafer, interwafer transistor and thermal variations. Obviously, the existence of process variation will become more and more prominent as feature size decreases. Eventually, these uncertainties will have significant effect on circuit performance.
Before simulating R and C values variation, a mathematical model representing each process variation is needed. However, the 0. 18um process variation data are unavailable to us. Hence, general assumptions are made. For this research, the R and C values are assumed to follow Gaussian (normal) distributions. The probability density function curve of a normal distribution is shown in Figure 4 . According to probability theory, random data that follow normal distribution assume values within the interval between j -,g and u+ g with 68.26% of probability, within the interval between ,u -2 and ,u + 2c with 95.440 of probability, and within the interval between , -3 and ,u + 3a with 99.740 0 of probability. We assume that each of R and C has + ioO% variation at 3ua, i.e., the variation of R or C values will not exceed 10% with 99.7400 confidence. When we conducted simulations on circuit performance variation caused by C, the value of C is assigned by the HSPICE command ".param C = gauss(lOOOfF, 0.1, 3)". Similarly, when we perform simulations on variation caused by R, the value of R is assigned by the HSPICE command ".param R = gauss(50K, 0.1, 3)". So, before the start of each simulation, random numbers which follow normal distribution with mean equal 1000fF/50K are generated and assigned to CIR, respectively. Further, each of R and C values has +lo% variation at 3a. 
III. B. Process Variation Analysis for Damping Ratio, Natural Frequency, and Lock Time
To explore the effect caused by process variation, the circuit behavior change caused by R value variation and C value variation are investigated. Specifically, when effects caused by R value variation are investigated, the R value is assumed to vary following a normal distribution and the C value is fixed. On the contrary, when effects caused by C value variation are investigated, the C value is assumed to vary following another normal distribution and the R value is fixed. Under this assumption, the natural frequency, damping ratio and lock time also vary by following certain probability distribution functions, and the probability density function curve for each parameter is analyzed and shown by figures. Finally, as demonstrated by the Equations (1), (2) From Equation (6), we can see that if C shows probability behavior due to process variation, so does ; . Here we start from the assumption that the variation of C value follows a normal distribution. For convenience, the cumulative density function (CDF) of ; value is denoted as F; (x) and the probability density function (PDF) of ; is denoted as ft (x) . Based on the definition of CDF, we can get:
By plugging in Equation (6), Equation (7) becomes Fg (x) = p 1 (K1 <S ' x)
Rearranging Equation (8), we can get:
Based on the definition of CDF, we can represent Equation (9) To visualize this analytical result, a MATLAB program was developed. With the help of a built-in function "normpdf' in MATLAB, the theoretical PDF of ; is shown in Fig. 5 . We can see that, under the assumption that process variation in the C value is limited within 10% of the mean with 99.74°00 of confidence, the PDF curve of ; looks like a symmetric bell and with high probability that data assumes values around the mean. Also, since the value of C will be larger than 90%0 (i.e., u-3u) of the mean and smaller than 110O% (i.e., u + 3c ) of the mean with 99.74°0 of confidence, based on the Equation (6), we can get the conclusion that the value of damping ratio will vary within 1 (95%) and 1100 1 (105%) of the mean with 99.74°0 of confidence. In 9000 other words, the damping ration will vary within 5% of the mean theoretically with 99.74°00 of confidence. III.B.2. Damping Ratio: The C value is fixed, and the R value varies by following a normal distribution
As discussed before, in the mathematical model of damping ratio, R and C values are symmetric. Therefore, by interchanging the R and C symbols, the theoretical analysis conducted for process variation in C can be used as the theoretical analysis for R. Specifically, with CDF of R value denoted as FR (x) and PDF of R value denoted as JR (x), the CDF of;, F; (x) is now given by: Similarly, a MATLAB program was developed to visualize this analytical result -the PDF curve is shown in Fig. 6 . From Fig. 5 and Fig. 6 , we can see the PDF curves match exactly with each other. So, the variation of damping ratio will also be limited within 5% of the mean with 99.74% of confidence. Conceptually, this demonstrates the symmetric relationship between the R and C values in the mathematical model of the damping ratio. Theoretically, this can be proved based on the PDF of each of the R distribution and the C distribution. (16), we can see that if C shows probability behavior due to process variation, so does w . Here we start from the assumption that the variation of C value follows a normal distribution. For convenience, the CDF of w value is denoted as Fw (x) and the PDF of wn is denoted as fw (x). Based on the definition of CDF, we can get:
Repeating the same process as that in finding damping ratio, with the PDF of the C value which is assumed to be a normal distribution denoted as fc (x) , we can further reduce the Equation (17) variation will not exceed 10%. Specifically, when the performance variation introduced by the variation of R is investigated, the value of C is fixed and the R value is assigned by the command ".param R = gauss(50K, 0.1, 3)". So, before every simulation, random numbers are generated based on the Gaussian distribution whose mean equals to 50K Q and assigned to R. Similarly, when the performance variation introduced by the variation of C is investigated, the value of R is fixed and the C value is assigned by the command ".param C = gauss(IOOOfF, 0.1, 3)". In other words, before every simulation, random numbers are generated based on the Gaussian distribution whose mean equals to 1000fF and assigned to C. For each purpose, one thousand times HSPICE Monte Carlo simulations are conducted.
At each simulation, the value of VCO control voltage is recorded as VcTRL. As shown in Fig. 7 [33] , a normalized histogram is usually used to estimate its corresponding probability density function. Hence, based on the simulation results, normalized histograms can be generated. Here, the ; value range is divided into equal fields, and the number of; values located in each field is normalized. The number of in each field divided (normalized) by the product of the number of simulations and the width in each field. The normalized histogram derived from the results of simulations with the R value fixed is shown in Fig. 8 
V. CONCLUSIONS
We have analyzed and simulated the variation in the damping ratio, natural frequency and lock time of a clock and data recovery circuit caused by process variations in the brain of the circuit, the low pass filter. The mathematical models of these three parameters are analyzed, and the theoretical variations of these three parameters are derived based on the assumption of the R and C process variations. Theoretical results and simulation results are matched well. Future research is to design a test strategy to filter out all chips whose performances vary out of certain boundaries based on the characteristics of the parameter variations.
